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Abstract: The role of hot-carrier-induced interface states in NMOSFETs is 
discussed. A new model is proposed based on measurements in several 0.7/~m 
CMOS technologies of different suppliers. Our model for the first time enables 
accurate interface state prediction over many orders of magnitude in time for all 
stress conditions under pinch-off and incorporates aturation. It can easily be 
implemented in a reliability circuit simulator, enabling more accurate NMOSFET 
parameter degradation calculations (e.g. AIo, Agm etc.). 
Copyright © 1996 Elsevier Science Ltd 
INTRODUCTION 
In recent years, a massive amount of work on NMOSFET hot-carrier degradation has appeared 
in the literature. Most of this work relied on empirical degradation modeling, using curve fitting 
to a simple power law to describe the MOSFET parameters' time dependence [1,2]. Some 
attempts were made to model the actual (physical) damage mechanisms involved [2,3,4]. Focus 
has been on modeling interface states creation, since NMOSFET hot-carrier degradation is 
governed by this mechanism. Woltjer [4] described a formulation which is suitable to be 
implemented in a reliability circuit simulator. Yet, this formulation is still based on a simple 
power law relationship (i.e. ANitoct n), where the value "n" was averaged over experimentally 
determined values. Recently, it was noted [5] that n can show smaller values than reported in 
the literature. Moreover, initial variation in n and eventually saturation effects give rise to 
problems in modeling DC and AC degradation [6]. 
NMOSFET DEGRADATION MECHANISMS 
Damage to NMOSFETs is usually divided in three distinct effects, the main one being (acceptor 
type) interface state generation. Second, negative (fixed) charge trapping at higher gate biases 
and third, but less prominently, the creation of positive charge under low gate voltage 
conditions. The latter may anneal (recombine) again by subsequent hot-electron injection. 
However, some positive charge may remain present [7]. The positive fixed charge may be 
observed in accelerated stresses. However, it shows a very steep fall-off with drain stress bias 
due to the higher oxide potential barrier for holes. The latter is the reason that hole trapping is 
less relevant at standard operating conditions. 
The construction of the drain can have a paramount effect on the degradation. For LDD 
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type drains, it is known that interface state generation in the LDD causes increased series 
resistance and consequently gives rise to altered electric fields in the MOS device [8]. 
Furthermore, the spacer oxide can be very sensitive to hot-carrier injection, due to its lower 
quality. If positioned just above the point of injection, it may easily trap (fixed or interface) 
charges and affect device behavior. 
EXPERIMENTAL  
Considering the generation of interface states at the Si-SiO2 interface in the channel and in the 
LDD, we observed a pronounced saturation of interface state creation for all our experiments. 
We used LDD as well as conventional drain type NMOSFETs in several 0.7/~m CMOS 
technologies (oxide thickness tox=15nm) of two different suppliers. Effective channel engths 
varied between 0.5-0.8/.tm and various stress conditions were applied with stress times ranging 
from 10 .3 to 105 s. We performed charge pumping (CP) [9] and I-V characterization after stress 
and observed that the value of n continues to decrease with increasing stress (Figure 1). We 
believe that the build-up of negative charge in interface states is retarded by Coulomb repulsion 
of this charge. 
MODEL FOR INTERFACE STATES CREATION INCLUDING SATURATION 
3 
< 
<1 
,..,1 
o 
-1 
VD=7.0 V 
0 
0 
V ° 
0 6 
,x 
#o 
A 
D 
i 
gYm 'J  v 
I I I  111-I  , I l l ' l l d  I ' l l u l l  ' I ' I t l l l  . . . . .  l i d  I . . . . . .  l I . . . . . .  
0 2 4 6 
log ( t ) 
Figure 1. Data of conventional 
drain NMOSFETs (W=10/~m) for 
different gate stress voltages. 
Charge pumping conditions: 
fcp=500kHz, AV=4V, Vrev=0V, 
tnse=tfa,=100ns (hence, t---Zlcp at 
ALp= 100pA/Hz/m* fop*W). 
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Figure 2. Data of two different 
suppliers for conventional and 
LDD NMOSFETs (W=10/tm) 
plotted in one graph. Charge 
pumping conditions: fcp=500kHz, 
AV=4V, Vr~v=0V, tn.~e=tf,,= 100ns. 
Our measured generation of interface states (by means of the net CP current increase ALp) in 
many hot-carrier experiments for stress conditions under pinch-off and for both LDD as well as 
conventional drain NMOSFETs, obey one single relation (see Figure 2) given by Eq.(1). 
AIcp=A,ln(1 +C.t/Ticp) (1) 
In Eq.(1), tic p is the lifetime at -in our case- a criterion of AI~p=100pAgHz/m. Our model is able 
to describe the time behavior of the interface state generation and is essentially different from 
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that of Kim et al. [10]. It model enables us to predict interface state generation i NMOSFETs 
for different bias conditions and geometries, based upon two (constant) parameters A=229pA 
and C=8.14, which hold for all our experiments so far. The measured AI~p falls on one single 
curve over many orders of magnitude in t/rtcp for various tress biases under pinch-off. Medium 
V~ has been defined as VG@IB,max+IV. Measured rt~p was used in constructing the plot of 
Figure 2. 
Note that the self-limiting behavior is included self-consistently and therefore the model 
can simultaneously account for the reported varying value of n with stress time [5]. 
Using the lifetime model given by Eq.(2) as proposed in [4], with one technology-related 
constant Cw and universal coefficients a and b, we are able to predict rlc0, (shown in Figure 3). 
log(rtcp)=a. [-4?ox/~i.log(IB/Is) ]b-log(Is/W)+Eox/Eo-Cw3 (2) 
where Is, IB, are source and substrate currents respectively, W is transistor width and 
q~ox=3.2eV, $i= 1.3eV, Eox=(Vc-VT-VD)/tox, E0=80MV/m, a= 11, b=0.5. It must be emphasized 
here, that choosing another lifetime criterion (e.g. 10% transconductance change) will only 
affect the value of Cw (also shown in Figure 4). Since transconductance shift also contains the 
effects of fixed charge trapping under accelerated stresses, plotting the quantity rgm will in 
general be less accurate, as is observed in the plot. 
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Figure 3. Lifetime plot with 
oxide field correction [3]. Shown 
are data from measurement and 
corresponding data calculated 
using Eq.(2) for conventional 
drain NMOSFETs. IB, Is are the 
bulk respectively source current, 
and Z'lcp=t @ALp= 100pA/Hz/m. 
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Figure 4. Similar plot as in 
Figure 3, but now lifetime has 
been defined as the time where 
Agm=10%. Use has been made of 
the values of Cw.gm, in Eq.(2) for 
conventional drain as well as 
LDD NMOSFETs. 
Furthermore, using Eq.(2) to calculate lifetimes r~cp and substituting this into Eq.(1), we are also 
able to calculate AI~p (or ADit) for various gate and drain biases and different channel lengths 
under pinch-off. This is shown in Figure 5 for calculated lifetimes according to Eq.(2) and 
using measured substrate and source currents. 
In Figure 6, we plot the degradation of inverse transconductance (A(W/gm)) vs. normalized 
stress time t/rw/gm, with rw/gm defined as the time to reach a change of 5.10 .3 m/A/V. The 
hot-carrier-induced transconductance change can be shown to be (approximately) inversely 
proportional to the number of interface states [3]. Therefore, g'W/gm and ticp have a simple 
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correlation and we are able to calculate A(W/gm) using Eq.(2). 
CONCLUSIONS 
To our knowledge, our formulation allows for the first time accurate NMOSFET interface state 
prediction for pinch-off stress conditions. It is easily implemented in a reliability circuit 
simulator and allows hot-carrier induced parameter drift to be modeled based upon the physical 
damage mechanism. Since interface states degradation is the predominant effect in 
NMOSFETs, this mechanism generally suffices to predict degradation of MOSFET transistor 
parameters and of the resulting degraded I-V characteristics at standard operating conditions. 
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Figure 5. Predicted hot-carrier- 
induced increase in Ico for 
conventional drain NMOSFETs 
(solid line). Lifetime rlcp was 
calculated using Eq.(2) using 
measured I8, Is, which may show 
spread from device to device, 
explaining the increased spread 
around the solid line. 
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Figure 6. Inverse of NMOSFET 
transconductance degradation 
versus time normalized on 
lifetime VW/gm, which is defined as 
the time at which A(W/gm)= 
5.10 .3 m/A/V. Transconductance 
was measured at VD=O. IV. 
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